A Simple Noise Margin Model for Optimal Design of Unipolar Thin-Film Transistor Logic Circuits

Qingyu Cui, Mengwei Si, Radu A. Sporea and Xiaojun Guo, *Member, IEEE*

Abstract—The noise margin (NM) of an inverter is an important feature for the operation stability of the digital circuits. Owing to their simple structure, easy processes and relatively high gain, the unipolar zero- V_{GS} -load logic design has been widely used for implementation of digital circuits in various thin-film transistor (TFT) technologies. In this work, a simple noise margin model clarifying the relationship between the NM and electrical/device parameters was developed for the zero- V_{GS} -load inverter. The model was verified by circuit simulations, and is capable of providing a useful guideline for optimal design of unipolar TFT logic circuits. Finally, the application of the derived model in a static random access memory (SRAM) cell design was discussed.

Index Terms—Noise margin, thin-film transistor, zero- V_{GS} load inverter

I. INTRODUCTION

With the advances of new semiconductor materials and related processing techniques, thin-film transistors (TFTs) have extended their applications from conventional pixel switching to signal processing and interfacing circuits in various large area, flexible and low cost applications [1]-[6]. However, for TFT technologies in amorphous silicon, organic and metal oxide semiconductors, it is difficult to find n-type/p-type semiconductor materials with the equivalent performance and compatible processes to build high performance complementary logic circuits. Consequently, various unipolar logic designs have been studied for implementation of TFT circuits, including diode-load [7], zero- V_{GS} -load [8], dual- V_{th} and pseudo-CMOS [9], which are based on p-type TFTs. Among them, the zero- V_{GS} -load logic has been popularly used for its circuit simplicity, and relatively high noise margin (NM). The NM of an inverter is an important feature to determine the operation stability of the digital circuits. The influence of the OTFT device parameters, including threshold voltage, device sizing and supply voltage, on the NM of unipolar TFT circuit design has been analyzed in previous

work [8]. However, there is still lack of an intuitive analytical model relating the NM to key electrical/device parameters for optimal design. In this work, a simple NM analytical model was developed for the zero- V_{GS} -load inverter, and was proved to be a useful guideline.

II. DERIVATION OF THE MODEL

According to the well accepted maximum equal criterion (MEC) [8], the NM is defined as the side length of the square, which fits in the inverter transfer curve loops of the maximized area, as illustrated in Fig. 1. Thus, to obtain the NM value, the first step is to derive the expression of the inverter's transfer curve.

In the following analysis, the conventional analytical field effect transistor current-voltage model is used, with which, the drain-source current (I_{DS}) in the linear regime is described as:

$$I_{DS} = -(W/L)\mu C_{ox}(V_{GS} - V_{th} - V_{DS}/2)V_{DS} \quad (1)$$

and in the saturation regime is given by:

$$I_{DS} = -[W/(2L)]\mu C_{ox}(V_{GS} - V_{th})^2(1 - \lambda(V_{DS} - V_{GS} + V_{th})) \quad (2)$$

where W is the channel width, L is the channel length, C_{ox} is the dielectric capacitance per area, V_{th} is the threshold voltage, and λ is the output resistance parameter. In the following, for easy derivation of an explicit analytic NM model, λ is taken to be zero, with assuming a large enough output impedance, which is applicable to most of the reported organic and oxide TFTs with relatively long channels. The possible influence of λ will be discussed afterwards.

For the convenience of analysis, as shown in Fig. 1, two critical input voltage (V_{in}) values $V_{in,a}$ and $V_{in,b}$ are defined, to divide the original transfer curve into three regimes for the zero- V_{GS} -load inverter (Fig. 1). $V_{in,a}$ is the input voltage at which the driver TFT transits from the linear regime to the saturation region, while $V_{in,b}$ representing the input voltage at which the load TFT transits from the saturation region to the linear regime. Considering the same current passing through the two TFTs, the expressions of the transfer curve in different regimes can be derived as following:

$$\text{When } V_{in} < V_{in,a}, V_{out} = V_{in} - V_{th} + \sqrt{(V_{DD} + V_{th} - V_{in})^2 - N \times V_{th}^2} \quad (3)$$

$$\text{When } V_{in} > V_{in,b}, V_{out} = V_{th} - \sqrt{V_{th}^2 - (V_{DD} + V_{th} - V_{in})^2 / N} \quad (4)$$

In the above expressions, $N = (W_L/L_L)/(W_D/L_D)$ is the relative sizing of the load TFT to the driver TFT, assuming that all electrical transistor parameters of the driver and the load TFTs are identical. V_{DD} is the supply voltage.

Manuscript received June 28, 2012. This work is supported by the National Natural Science Foundation of China (60906039, 60910295), the Program for New Century Excellent Talents in University, the Program for Professor of Special Appointment (Eastern Scholar) at Shanghai Institutions of Higher Learning, and Shanghai Pujiang Program (11PJ1404700). The work of R. A. Sporea is supported through the Royal Academy of Engineering Academic Research Fellowship Program.

Q. Cui, M. Si, X. Guo are with the Electronic Engineering Department, Shanghai Jiao Tong University, Shanghai, 200240, P.R. China (e-mail: x.guo@sjtu.edu.cn).

R. A. Sporea is with the Advanced Technology Institute, FEPS, University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom

Fig. 1. Illustration of the derivation of the NM based on the maximum equal criterion (MEC) for the zero- V_{GS} -load inverter.

In the regime between $V_{in,a}$ and $V_{in,b}$, both TFTs are operated in the saturation regime. If considering high output resistance presented in most organic and oxide TFTs, $V_{in,a}$ and $V_{in,b}$ can be assumed to be of the same value, and the input and corresponding output voltage values can be derived as:

$$V_{in,a} = V_{in,b} = V_{DD} - (\sqrt{N} - 1)V_{th} \quad (5)$$

$$V_{out,a} = V_{DD} - \sqrt{N} \times V_{th}, \quad V_{out,b} = V_{th} \quad (6)$$

With the known expression of the transfer curve, the next step of obtaining the NM value is to decide the left-bottom vertices of the maximum square between original and mirrored transfer curves. On the mirrored transfer curve of the inverter, the point $(V_{out,b}, V_{in,b})$ is selected as shown in Fig. 1. Then, from this vertex, a straight line is drawn parallel to the line of $y=x$, and the intersection point between this line and the original inverter curve forms the right-top vertex of the NM square. In turn, the NM can be derived as the side length of the square to be expressed by the following expression:

$$NM = V_{DD} - \sqrt{(V_{DD} - (\sqrt{N} - 1)V_{th})^2 + N \times V_{th}^2} \quad (7)$$

Equation (7) reveals that the NM is dependent on the electrical parameters V_{DD} , V_{th} , and N . In practical circuit design, however, inverter circuits could be set with different V_{DD} and it is hard to perform a fair evaluation of the noise immunity capability of various circuit designs. A universal NM criterion independent of the absolute V_{DD} value is therefore preferred. For this purpose, considering that the upper limit of an absolute NM value is $V_{DD}/2$, a normalized NM (NNM) is defined to be $2NM/V_{DD}$ and can be derived based on equation (7) as:

$$NNM = 2 \left(1 - \sqrt{1 - (\sqrt{N} - 1)\alpha}^2 + N \times \alpha^2} \right) \quad (8)$$

where $\alpha = V_{th}/V_{DD}$.

From equation (8), it can be seen that the NNM depends on two values: the first is N , which represents the sizing information of the zero- V_{GS} load inverter, and the second is V_{th} to V_{DD} ratio α , which represents the electrical information.

III. MODEL VERIFICATION AND DISCUSSIONS

The derived NNM model was verified by comparing the calculated results through the proposed model and those obtained by circuit simulations with HSPICE. In the circuit simulations, the Level-40 HP a-Si TFT model was used [10]. The channel lengths of both TFTs are set to be 10 μm , and the channel width of the driver TFT is 100 μm , while that of the

load TFT is 100 $N \mu\text{m}$. Four α values of 0.05, 0.1, 0.15 and 0.2 applied in the simulations were obtained at different supply voltages (V_{DD}) of 5 V to 20 V by choosing corresponding V_{th} values. Other model parameters are set as the default values.

Fig. 2. The verification of the developed NNM model by HSPICE circuit simulation with different $\alpha = V_{th}/V_{DD}$ and V_{DD} . The initial parameters for each circuit simulation case were derived from $N = (W_L/L_L)/(W_D/L_D)$, α , L and V_{DD} .

As shown in Fig. 2, the calculated results as a function of N well fit with those obtained by circuit simulations at different α , indicating that the model is effective to describe the relationship of the NM to the device parameter N and the electrical parameter α . Moreover, with the increase of N , the NNM increases in the beginning and starts to decrease after reaching the maximum value. For a given α , the N value for the maximum of NNM, denoted as N_{opt} , can be derived from (8):

$$N_{opt} = [1/(2\alpha) + 1/2]^2 \quad (9)$$

The maximum of NNM can thus be calculated through:

$$NNM(N_{opt}) = \sqrt{2}(\sqrt{2} - 1 - \alpha) \quad (10)$$

with the upper limit to be $\sqrt{2}(\sqrt{2} - 1) \approx 0.586$. Although a smaller α can help to achieve a higher maximum of NNM, a larger N_{opt} is also required, which may result in layout issues due to the limited layout area. Therefore, the maximum of NNM that can be achieved will be limited by the allowed largest N value in circuit designs. Equation (9) and (10) provide an intuitive guideline of choosing the optimal device sizing to obtain the maximal NM.

If the layout limitation with the allowed largest N value is given, the expression of α value for the maximum of NNM can also be derived from (11), to be:

$$\alpha_{opt} = [\sqrt{N} - 1] / [N + (\sqrt{N} - 1)^2] \quad (11)$$

Based on (11), the requirements in V_{DD} and V_{th} for the TFTs can be obtained to achieve the highest NM with reasonable layout designs. As also seen in Fig. 2, it is generally concluded that α needs to be less than 0.2, which means V_{DD} needs to be at least 5 times greater than V_{th} .

In the above analysis, the output resistance parameter λ of the TFT is taken to be zero by assuming an infinite output resistance. Although an analytical NM equation incorporating the output resistance can also be derived, the form is much more complicated, and cannot show a clear relationship between the NM and the electrical/device parameters for practical use. During the actual circuit design, the main objective is to find the optimal N for achieving the maximized NM. To see whether the derived simple model can be

applicable to the case with a finite output resistance ($\lambda > 0$), circuit simulations based on TFT models of different λ in the range of 0 to 0.05 were performed to obtain the curves of the NNM as a function of N at different λ and α with $V_{DD} = 15V$ in Fig. 3(a). Based on the curve series, the actual maximal NNM values were then extracted, and compared with those obtained at the correspondent N_{opt} values derived from equation (9) at $\lambda = 0$, as shown in Fig. 3(b). It can be seen that, the NNM values obtained at N_{opt} are quite close to the actual maximal NNM values even when λ is increased to 0.05. Therefore, the derived simplified model is also applicable for the cases of finite output resistance.

Fig. 3. (a) The curves of the NNM as a function of N at different λ and α ; (b) Comparison of the extracted actual maximal NNM values with those obtained at the correspondent N_{opt} values derived from equation (9) at $\lambda = 0$.

As a practical application example, the derived model was used in predicting the effect of parameter changes on the NM and optimizing the design of a static random access memory (SRAM) cell, which is based on the flip-flop structure composed of two zero- V_{GS} load inverters as shown in the inset of Fig. 5. A SRAM cell should be designed such that under all conditions the NM is reserved to cope with dynamic disturbances. In the past, the derived NM models for analysis and design of SRAMs are based on the CMOS technology [11]. It is very meaningful to investigate how the derived NNM model can be used for the SRAM design in the zero- V_{GS} load logic. The operation of a SRAM could be in three states: read, write and standby. Considering the state retention ability is the most important performance of a SRAM, characterized by the NM at the read and standby states, the NNM at these two states are calculated based on the derived model as a function of N with different α , as shown in Fig. 4. When N is small, the resistance of the load TFT is high, and at the read state, the switch TFT (T_S) draws significant amount current from the main path of the inverter, therefore the NNM at the read state is lower than that of the standby state. As N increases, the resistance of the load TFT T_L is reduced, and the current drawn by T_S becomes ignorable, and thus the NNM of the read state approaches that of the standby state. Based on the results in Fig. 4, the sizing of the TFTs can be determined to achieve the optimized operation stability for the two states. According to

above discussions, obviously, the derived NNM model could provide an easy-to-use way for optimizing the design of SRAM cells based on the unipolar TFT technology.

Fig. 4. The calculated NNM as a function N via the derived NNM model in the read and standby states for a SRAM cell based on the flip-flop structure composed of two zero- V_{GS} load inverters, as shown in the inset. The channel width of the switch transistor (T_S) is 1/20 that of the driver transistor (T_D).

IV. CONCLUSIONS

In this work, a simple normalized model was proposed to build an intuitive relationship between the noise margin and the key device parameter and design variables for unipolar TFT logic circuits. The model was shown to be in good agreement with circuit simulation results, which proves its accuracy. Based on the model, the upper limit of the zero- V_{GS} -load inverter was derived. The model provides clear guidelines of the device sizing and the ratio of V_{DD} to V_{th} for implementation of high noise margin logic circuits.

REFERENCES

- [1] M. Matsuura, Y. Takafuji, K. Nonomura, F. Funada, and T. Wada, "Liquid-crystal display device with thin-film transistors," in *Proc. SID Symposium*, vol. 23, 1982, pp. 215-218.
- [2] H. Ozaki, T. Kawamura, H. Wakana, T. Yamazoe, and H. Uchiyama, "20- μW operation of an a-IGZO TFT-based RFID chip using purely NMOS "active" load logic gates with ultra-low-consumption power," in *Symposium on VLSI Circuits*, Kyoto, 2011, pp. 54-55.
- [3] T. Someya, T. Sekitani, M. Takamiya, T. Sakurai, U. Zschieschang, and H. Klauk, "Printed organic transistors: Toward ambient electronics," in *International Electron Devices Meeting (IEDM)*, IEEE, 2009, pp. 1-6.
- [4] D.-H. Kim, N. Lu, R. Ma, Y.-S. Kim, R.-H. Kim, S. Wang, J. Wu et al, "Epidermal electronics," *Science*, vol. 333, pp. 838-843, Aug. 2011.
- [5] T. Sekitani and T. Someya, "Human-friendly organic integrated circuits," *Materials Today*, vol. 14, pp. 398-407, Sept. 2011.
- [6] T. Sekitani, U. Zschieschang, H. Klauk, T. Someya, "Flexible organic transistors and circuits with extreme bending stability," *Nature Materials*, vol. 9, pp. 1015-1022, Nov. 2010.
- [7] K. Myny, M. J. Beenhakkers, N. A. J. M. Van Aerle, G. H. Gelinck, J. Genoe, W. Dehaene, and P. Heremans, "Unipolar organic transistor circuits made robust by dual-gate technology," *IEEE Journal of Solid-State Circuits*, vol. 46, pp. 1223-1230, May. 2011.
- [8] S. De Vusser, J. Genoe, and P. Heremans, "Influence of transistor parameters on the noise margin of organic digital circuits," *IEEE Trans. on Electron Devices*, vol. 53, pp. 601-610, Apr. 2006.
- [9] T. C. Huang, K. Fukuda, C. M. Lo, Y. H. Yeh, T. Sekitani, T. Someya, and K. T. Cheng, "Pseudo-CMOS: A design style for low-cost and robust flexible electronics," *IEEE Trans. on Electron Devices*, vol. 58, pp. 141-150, Jan. 2011.
- [10] HSPICE MOSFET Models Manual, Synopsys, 2007.
- [11] E. Seevinck, F. J. List, J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE J. Solid-St. Circ.* vol. SC-22, pp.748-754, Oct. 1987.